加入 Gitee
与超过 1200万 开发者一起发现、参与优秀开源项目,私有仓库也完全免费 :)
免费加入
该仓库未声明开源许可证文件(LICENSE),使用请关注具体项目描述及其代码上游依赖。
克隆/下载
贡献代码
同步代码
取消
提示: 由于 Git 不支持空文件夾,创建文件夹后会生成空的 .keep 文件
Loading...
README
------------------------------ Remark ----------------------------------------
We will be very happy to receive any kind of feedback regarding our tools and cores. 
We will also be willing to support any company intending to integrate our cores into their project.
For any questions / remarks / suggestions / bugs please contact info@provartec.com.
------------------------------------------------------------------------------

Opencores.org project - DMA AXI

This core is based on the Provartec PR200 IP - 'Generic High performance dual-core AXI DMA'

The original IP is a configurable, generic AXI DMA written in RobustVerilog.

This project contains two Verilog cores, one a 32-bit build and the other a 64-bit build.

To view the complete IP - http://www.provartec.com/ipproducts/56

空文件

简介

暂无描述 展开 收起
Verilog
取消

发行版

暂无发行版

贡献者

全部

近期动态

加载更多
不能加载更多了
马建仓 AI 助手
尝试更多
代码解读
代码找茬
代码优化