代码拉取完成,页面将自动刷新
同步操作将从 KiCad-CN/kicad-symbols 强制同步,此操作会覆盖自 Fork 仓库以来所做的任何修改,且无法恢复!!!
确定后同步将在后台操作,完成时将刷新页面,请耐心等待。
EESchema-DOCLIB Version 2.0
#
$CMP ADF4002BCPZ
D 400MHz Bandwidth Frequency Synthesizer, LFCSP-20
K Analog Devices PFD
F https://www.analog.com/media/en/technical-documentation/data-sheets/ADF4002.pdf
$ENDCMP
#
$CMP ADF4002BRUZ
D 400MHz Bandwidth Frequency Synthesizer, TSSOP-16
K Analog Devices PFD
F https://www.analog.com/media/en/technical-documentation/data-sheets/ADF4002.pdf
$ENDCMP
#
$CMP ADF4158
D 0.5-6.1GHz fractional-N PLL, LFCSP-24
K fractional-N PLL
F https://www.analog.com/media/en/technical-documentation/data-sheets/ADF4158.pdf
$ENDCMP
#
$CMP ADF4350
D 137.5-4400MHz fractional-N PLL, LFCSP-32
K fractional-N PLL
F https://www.analog.com/media/en/technical-documentation/data-sheets/ADF4350.pdf
$ENDCMP
#
$CMP ADF4351
D 35-4400MHz fractional-N PLL, LFCSP-32
K fractional-N PLL
F https://www.analog.com/media/en/technical-documentation/data-sheets/ADF4351.pdf
$ENDCMP
#
$CMP CDCVF2505
D Clock Phase-Lock Loop Clock Driver, 24-200MHz, 3.3V, SOIC-8/TSSOP-8
K pll clock driver
F http://www.ti.com/lit/ds/symlink/cdcvf2505.pdf
$ENDCMP
#
$CMP CS2000-CP
D Fractional-N Clock Synthesizer & Clock Multiplier, MSOP-10
K Clock Synthesizer Multiplier
F https://statics.cirrus.com/pubs/proDatasheet/CS2000-CP_F3.pdf
$ENDCMP
#
$CMP ICS525-01R
D User configurable clock up to 160 MHz, SSOP-28
K Configurable clock
F https://www.idt.com/document/dst/525-01-02-datasheet
$ENDCMP
#
$CMP ICS525R-02
D User configurable clock up to 200 MHz, SSOP-28
K Configurable clock
F https://www.idt.com/document/dst/525-01-02-datasheet
$ENDCMP
#
#End Doc Library
此处可能存在不合适展示的内容,页面不予展示。您可通过相关编辑功能自查并修改。
如您确认内容无涉及 不当用语 / 纯广告导流 / 暴力 / 低俗色情 / 侵权 / 盗版 / 虚假 / 无价值内容或违法国家有关法律法规的内容,可点击提交进行申诉,我们将尽快为您处理。