• 1
• 0
• 1

烤面筋胡了/archexp forked from tczcalny/archexp

浙江大学计算机体系结构课程实验

• 1
• 0
• 1

烤面筋胡了/usstthesis

TeX/LaTeX

forked from frank.xin/usstthesis

上海理工大学本科毕业设计(论文) LaTeX 模板。

• 1
• 0
• 10

烤面筋胡了/easy-riscv forked from EasyRiscv/easy-riscv

• 1
• 0
• 1

烤面筋胡了/kkndme_tianya forked from beforeligeht/kkndme_tianya

来自https://github.com/shengcaishizhan/kkndme_tianya

• 1
• 0
• 1

烤面筋胡了/systemverilog_study

其他

forked from jjinl/systemverilog_study

system verilog 学习，验证采用Verilator 3.916 2017-11-25 rev verilator_3_914-65-g0478dbd,操作系统linux mint

• 1
• 0
• 1

烤面筋胡了/fifo_design

Verilog

forked from anyuexiu/fifo_design

多种fifo的verilog实现

• 1
• 0
• 2

烤面筋胡了/fifo_verify

Verilog

forked from anyuexiu/fifo_verify

多种fifo的verilog实现的验证环境

• 1
• 0
• 19

烤面筋胡了/icspa-public-guide forked from wl-ics-nju/icspa-public-guide

Guide for ICSPA MOOC 镜像

• 1
• 0
• 10

烤面筋胡了/iverilog_module

Verilog

forked from yhp/iverilog_module

使用vscode+iverilog+gtkwave搭建的verilog仿真环境。

• 1
• 0
• 1

烤面筋胡了/five-pipeline stage riscv cpu design and verification based on uvm

Verilog

forked from henrik.wu/five-pipeline stage riscv cpu design and verification based on uvm

five-pipeline stage riscv cpu design and verification based on uvm